Normally, whenever a bus bridge sees a transaction on one bus that needs to be forwarded to one other, the first transaction will have to wait until eventually the forwarded transaction completes before a result's ready. A single noteworthy exception takes place in the situation of memory writes. In this https://nathanlabsadvisory.com/nerc-cip-compliance/